Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
why does a test bench is required if we can get the outputs from individual modules....... where do we add the test bench in the package or in the main module
- - - Updated - - -
can i get the codes for top module of the individual modules of aes 128 bit algorithm.............. i am in great...
Sir plz tell me that if i say that AES takes 70 percent area on spartan etc .... then how can i get this information from.... (by the synthesis report of the top level module only..... or something else?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
