Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by ku637

  1. K

    Junction Temperature Calculation

    Hello , I was trying to calculate the junction temperature of a device MMDT5451 . The datasheet states it can handle power up to 320mW , if proper PCB layout is taken care and provides an equivalent 𝑅𝑡ℎ𝐽A=390°C/W. The power dissipation in application can come close to 195mW which is less...
  2. K

    Signal Integrity and IBIS Model Question

    What exactly i was thinking is that.. Im having a power supply designed with say sufficient confidence with worst case analysis all done and also test measurements so that the onboard 3.3V is within say 5% tolerance limit. That will be 3.135V to 3.465V across all load and temperature...
  3. K

    Signal Integrity and IBIS Model Question

    Hello, Im new to Signal Integrity analysis , but i have a doubt regarding the suppply voltage ranges used inside an IBIS model An IBIS Model as i understand includes slow weak,fast and typical corner behaviour of the chip I see in a typical IBIS Model for an IC | Variables...
  4. K

    SPI Timing Diagram

    Hello, This question may be not correct, but i would like to understand it better the SPI timing diagram. For CPOL=0 CPHA=0 I'm seeing in the following diagram <SPI Timing Diagram> that the MOSI and MISO first bits are shown as set even before the CLK started, right along with the SS signal...
  5. K

    LTspice tolerance analysis

    Hello i want to know if i can perform tolerance analysis with a third party subcircuit in LTspice. E.g. say i have GCJ21BR71A106KE01L capacitor 10uF i want to apply tolerance, along with acutal model from the manufacturer duing simulation. Is it feasible?
  6. K

    PDN analysis data interpretation

    Hi , I would like to know how to exactly interpret a PDN decoupling analysis report graph. Suppose i have a Digital IC , its recommended operating voltage is 3V Min, 3.3V Typ, 3.6V Max 3.3-3=0.3V drop only it can tolerate and say the max Idd current is 0.5A , I have seen literature taking a...
  7. K

    ESD protection device

    Im looking at the following architecture https://efficiencywins.nexperia.com/innovation/OPEN-Alliance-get-the-right-ESD-protection-placement.html
  8. K

    ESD protection device

    Hi, I'm doing an automotive design which has a 1000Base-T1 interface. While selecting the ESD suppression devices, I'm concerned about the proper choice of the device and its location. I saw device PESD2ETH1G-T with operation start voltage ~100V I’m concerned if this type of device is...
  9. K

    FPGA Clock rise, fall time

    Hello, I'm looking at an FPGA design, whose clock (differential) data sheet specification (Table 54 ) has mentioned rise / fall time typical value as 200ps. ( only typical value is available) The design is using a crystal clock source ~120MHz ( single ended) and use a Differential driver...
  10. K

    Crystal Oscillator Load Capacitor tolerance impact on frequency

    Thank you all especially SunnySkyguy for the detailed reply
  11. K

    Crystal Oscillator Load Capacitor tolerance impact on frequency

    Hello, Im trying to analyze the impact of selecting a 10% tolerance load capacitance for and MCU crystal oscillator. The frequency is 25MHz, AT cut, fundamental mode normal type crystal. The specified load capacitor is 12pF , so the selection for the two capacitor has to be done considering...
  12. K

    Microcap IBIS file simulation

    Hi, I'm trying to learn some signal integrity analysis with some free simulation tool.. I recently came to know IBIS models are supported by Microcap which now become recently free to use. Suppose if i have transmitter and receiver IBIS model how can i model the PCB tracks in Microcap. Is...
  13. K

    Maximum voltage that can be applied across NPN transistor Base and Emitter.

    Sorry for the confusion. I understand.. I was checking primarily the safe voltage at input. Suppose I apply 10V at input the divider presents 5V to the Base Emitter junction but since Base Emitter is ON the voltage developed across the base emitter is approximately 0.7V the current is limited...
  14. K

    Maximum voltage that can be applied across NPN transistor Base and Emitter.

    What is the maximum input voltage we can apply at input? I see vebo spec some 6V in data sheet but considering 10k the current will be limited. But how to identify the limiting scenario voltage?
  15. K

    4 switch buck boost converter

    I'm studying the following document. https://www.ti.com/lit/an/slyt765/slyt765.pdf?ts=1618331379403&ref_url=https%253A%252F%252Fwww.google.com%252F Its lists three figures Fig :1 is buck boost operation, Fig:2 is buck and Fig:3 is boost. The document explains that in buck-boost mode all four...

Part and Inventory Search

Back
Top