Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
usb physical layer
Hi guys,
(whoa, 7 posts in 5 years :D )
Here is my project, I am digging for feasability...
I would like to build a device that could be connected to a PC as a "normal USB slave device"; for this I was thinking using 18F2550. With the amount of documentation on the net...
I have also the same problem with M@delSim 5.7d
(# ** Fatal: (SIGSEGV) Bad pointer access.)
My guess it's that it is related to winXP...
Any solution ???
Ok, right, i have "only" about 70k gates... I have actually pb with clock skew... So i'll need to try "Amplify" ? Is that from Synplicity too ?
Btw, i found that there are way less options in Synplify rather than in Leonardo Spectrum.
I have Symplify 7.0.2, shoud i try the 6.2 version ?
Thx a...
I'm currently using Synplify from Synplicity and LeonardoSpectrum from Mentor but i can't make my design work properly at every try because of the timing constraint and the bad optimiser. My target is a FLEX10k130e FPGA running at 60MHz. Any advice would be helpfull...
KTy
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
