Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by ksj116

  1. K

    Should i accept the offer?

    all kinds of perfect statements, go over it quietly:)
  2. K

    Need RFIC layout reference books!

    Hi, usman, your given website seems to not be used, i cannot open it, why? can u give another website usable.
  3. K

    Virtuoso - Any command to measure area of polygon or path ?

    to measure an area as the above said, i think this can do but caculating the area of a polygon need to be which ieda for the skill programming.
  4. K

    ocean script from unix terminal

    unix running script inside a cript type the following in the CIW： load("/.../name_of_the_script.ocn") /..../ stands for the absolute path of your ocean scripts.
  5. K

    Problem about TSMC - how to measure temperature coefficient

    Problem about TSMC 27 Aug 2009 20:00 Problem about TSMC -------------------------------------------------------------------------------- I am the tsmc customer and I have tsmc' pdk,but I just cannot find the file you referred to. i am very strange what the above guy said. each...
  6. K

    Very tricky analog design

    i wonder that why not to select the lowest voltage as the VDD and the "0" as the GND. i mean that a single voltage power supply used as the PS. :(
  7. K

    lvs errors - property errors, incorrect instances - why?

    lvs errors i guess that your instances added by the nw region have different potential each other. u can assure that from the relative schematics. In addition, what body silicon process u are using?
  8. K

    PSS, Pnoise Simulation setting for Sigma Delta Modulator

    pss+pnoise find the cadence manual for the SpectreRF, u had better find out the latest release.
  9. K

    Calibre LVS and extraction

    calibre extraction yes, the first problem is solved by checking whether your label layer is consistent with the metal layer wiring line.
  10. K

    calibre LVS problem. design layer for pin text

    how to solve calibre lvs problem i have never met this problem, but i think u can try to use the label layer.
  11. K

    pass the commands from VC++ program to the command window i

    skill cadence Everything starts like a man walking having a big stone on your back.
  12. K

    errors when loading the calibre runset file created by me

    calibre runset file Recently there are always sth wrong with the calibre when loading my runset file. I saved all calibre pex GUI envirment parameters settings as the named 65nm_pex AND i can run the XXX block PARASITIC EXT successfully, but i failed when i run the next block pex extraction...
See more

Part and Inventory Search

Back
Top