Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by krishmaniac

  1. K

    any tool to give opamp configuration for specified pole zero

    yes i want to synthesis..i am just looking for a tool that can help in synthesis
  2. K

    any tool to give opamp configuration for specified pole zero

    is there any tool to come up with the opamp circuit configuration to implement the required transfer function T(s) by specifying the poles and zeros of the T(s).
  3. K

    MOSFET rise and fall time

    hi time_search, Please see the topic of discussion. I request to refrain from posting irrelevant topics. If you have something not related to the original post, please create a new post. Moreover, it is not clear what you want to ask.
  4. K

    MOSFET rise and fall time

    Appreciate if anyone can give me expression for MOSFET rise and fall times. Any links or explanation is very much apprecicated. Thanks.
  5. K

    how to design an wide frequency imepdance matching network

    I appreciate anyone's help to show me some light in the design of wide frequency impedance matching network. I want to design an impednace matching network for 1-100MHz range.
  6. K

    first order active high pass filter

    i am designing an active high pass filter. suppose the cut off of the filter is 100kHz, the non-ideal opamp poles is making it like a bandpass. How to make it a perfect high pass. Is it possible?
  7. K

    Boost Converter Output ripple Calculation and Practical Prob

    boost converter current ripple calculation max ur 100% right. ESR makes a lot difference. Go and measure the ESR. parallel the cap then u will see how the ripple really reduce. Grab any SMPS design book.
  8. K

    Boost Converter Output ripple Calculation and Practical Prob

    capacitor output ripple current boost converter If eaxtly, your observation and calculations are correct. But you have missed the fact that the capacitor is not ideal in practice. It has series resistance often termed ESR"equivalent series resistance". the pulse current that goes throught he...
  9. K

    CMOS opamp spice net list

    opamp spice netlist CMOS process minimum channel length is 0.35μm supply voltage is 3V. Power dissipation <3mW(not so stringent)
  10. K

    CMOS opamp spice net list

    op amp list Hi can anybody share to me a CMOS opamp net list roughly meeting the following specifications. DC gain >75dB Unity-gain frequency > 150MHz Phase margin at unity-gain frequency > 65o Slew rate > 50V/μsec PMOS body connected to drain and NMOS body connected to ground. i just need...
  11. K

    Help me on opamp simulation

    why does the initial condition gives different response. if i remove it..the reponse is totally different.
  12. K

    Help me on opamp simulation

    what are your design specifications. mind putting it up.
  13. K

    Help me design a 80dB opamp with 10uF capacitance load

    Re: A OPAMP design where can i get that texas manual?? any link
  14. K

    Help me design a 80dB opamp with 10uF capacitance load

    Re: A OPAMP design anyone can share the design steps for the folded cascode opamp.read through allen's book but got confused. Added after 37 minutes: esp when the systemtic offset is specified and input swing is not given.
  15. K

    Help me design a one stage telescopic amplifier

    telescopic amplifier working how to design for systematic offset? the designs in the book of allen are given interms of the input offsets.

Part and Inventory Search

Back
Top