Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
HI!
I am tracing my first DDR2 PCB with Cyclone V and I can't find exact information about CLK vs DSQ vs ADR lenght matching.
External Memory Interface Handbook Volume 2: Design Guidelines from Intel says that:"All data, address, and command signals must have matched length traces ±50 ps."...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
