Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I have developed algorithm based on one existing in book named "Computer
System Architecture," by Morris Mano. At that book, partial remainder is
restored when it is less than divisor and it is time consuming. I have
attached modified algorithm that it does not need to restore remainder...
Consider 3_bit wide number system. Then range is between -4 to +3. We
are going to perform subtraction +3-(-4). We know that result is +7
that does not fit range. So something is wrong. We expect that
hardware will alarm there is mistake because of overflow. Hardware
uses XOR operation between...
I was aiming at realize a 3-input NAND gate with minimum number of transistors. if we implement it using CMOS logic we will need 9 transistors. but in my circuit there is just 2 transistors. this idea leads to decrease the total number of transistors and power consumption.
there is four...
Hello there,
I have designed a 3-input NAND gate by capacitor network connected to a NOT gate.
this circuit functions well. recently i have found out that when inputs are stable and a noise occurs in node g, functionality of my circuit fails. this is because of node g which is floating point of...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
