Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
In my RTL I have two types of expressions which cause warnings in the linting tool(RHS width is not equal to LHS width):
Type_I assign A[7:0] = 'h2;
Type_II assign B[7:0] = {C[5:0],D[4:0]};
Does anybody know a linting tool which can distinct between these two kind of issues (in...
vcs segmentation fault
I'm trying to run Synopsys VCS (Y-2006.06) on RHEL v4 or Cent OS 4.6.
I always get "segmentation fault" error.
hugemem rpm for Cent OS 4.6 is installed.
Could somebody please help me?
I think you will not be able to find ARM7TDMI (ARM7TDMI-S) core as a chip. You should better try to find it as a RTL for your FPGA. But the speed will not be high.
reverse ccitt
Could somebody please propose hardware for the Reverse CCITT CRC calculation
(not 0x1021 but 0x8408). 16 bit CRC with 8 bit data input.
Thanks a lot.
Could somebody please help me to find software for AES encryption(only).
The software !must! be able to run on AVR uC. (PM-8Kx16+DM-16Kx8 or PM-16Kx16+DM-8Kx8).
Thanks a lot.
I'm working on a complex project which contains RISC CPU, DMAs, RAM, Peripherals, etc. I'd like to protect one of the modules from modification/reverse engeneering and so on. The project will be implemented in Xilix FPGA(Synplify PRO + ISE will be used. Could somebody please help me? As far as I...
CRC calculation problem
My task is to design CRC calculation hardware according to the given software.
The previous version of software contain the following table for CRC calculation:
unsigned int crc_tabccitt[256]= { 0x0000, 0x1021, 0x2042, 0x3063, ...
I found that such a table corresponds...
I have registers which don't use reset(or set) input in my design. When I start to simulate such a design I have a lot of problems (especially after P&R) because of 'X'. Is there any way to resolve such a problem.
Many thanx in advance.
Could somebody please help me with documentation for DMDK 642
Digital Media Evaluation Kit (from ATEME). I’m especially interested
in details on IDE/ATA interface(implemented in Altera Cyclone FPGA):
Which PIO/DMA/UDMA modes are supported and so on.
Thank you,
Klop.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
