Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by kishore111281

  1. K

    Specman 4.3.2 error in EVC for small RAM

    Hi i am using specman version 4.3.2, i am new to EVC, i have written evc for small RAM, in that i am getting syntax error for this sentence " sequence mem_in_sequence using item = mem_in_s, created_driver=mem_in_driver;" I have followed all erm rules , but i could not understand why i am...
  2. K

    Regarding reusing a checker in the system level

    Hi, I have some conceptual doubt. that is i have a checker/score board for a module in a design. If i want to reuse the same component in the system level is it possible?? if so what modifications i have to do? Thanks in advance. regards Krishna Kishore.
  3. K

    How to run PLI in NCsim ?

    Can any one tell me how to run PLI in NCsim. regards Krishna Kishore
  4. K

    regarding cross coverage

    Thank you, Could you please explain it with an example so that i can visualize it. Thanks in advance. Regards Krishna kishore
  5. K

    regarding cross coverage

    Could any one please tell me about cross coverage and why is it for. regards krishna
  6. K

    The differences between HDL and HVL

    Can any one explain the differences between HDL and HVL thanks in advance,
  7. K

    What is a functional coverage ?

    Can any one tell me what is functional coverage? and what is the difference between code coverage and functional coverage? Thanks in advance.
  8. K

    regarding place and route

    thank you , I got the answer with respect to ASIC, suppose if i am going for FPGA , will it be the same as that of ASIC. Why i am asking is i have designed some modules for perticular design , but when i am done with synthesis it has given one frequency , but after doing P&R some modules got...
  9. K

    regarding place and route

    thank you, i didnt get exact answer , my doubt is effect of place and route on frequency , whether it will increase or decrease. thanks in advance.
  10. K

    regarding place and route

    Hi after doing place and route will it reduce my dut's frequency, if so why? please correct me if i am wrong.
  11. K

    Error when running test cases in Specman 4.3.2

    Re: coverage in specman I didnt get u.. please clarify ..
  12. K

    Error when running test cases in Specman 4.3.2

    Hi i am using specman version 4.3.2, i have written environment and test cases, i have done config set also for coverage , but when i am running my test cases i am not getting *.ecov files , please suggest me where i am doing mistake. thanks in advance, Krishna Kishore

Part and Inventory Search

Back
Top