Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi i am using specman version 4.3.2, i am new to EVC, i have written evc for small RAM, in that i am getting syntax error for this sentence
" sequence mem_in_sequence using item = mem_in_s, created_driver=mem_in_driver;"
I have followed all erm rules , but i could not understand why i am...
Hi,
I have some conceptual doubt. that is i have a checker/score board for a module in a design. If i want to reuse the same component in the system level is it possible?? if so what modifications i have to do?
Thanks in advance.
regards
Krishna Kishore.
thank you , I got the answer with respect to ASIC, suppose if i am going for FPGA , will it be the same as that of ASIC. Why i am asking is i have designed some modules for perticular design , but when i am done with synthesis it has given one frequency , but after doing P&R some modules got...
Hi i am using specman version 4.3.2, i have written environment and test cases, i have done config set also for coverage , but when i am running my test cases i am not getting *.ecov files , please suggest me where i am doing mistake.
thanks in advance,
Krishna Kishore
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.