Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Dear all,
I once read somewhere that it is good design rule to have only one signal assigned in a process in Verilog. That is, if we have three signals, it is better to have three processes instead of a single one. I am now wondering... why? Do you have any idea on the applicability of this...
It's hard to say without the simulation setup: are you sure the reset signal is deasserted? As you sure the clock signal has appropriate rising edges?
Cheers
Cadence website?
You might want to surf in the Cadence official website, and search for products that reflect to your needs. Then ask Google on tutorial on that product and in general you will find many tutorials from Universities.
https://www.cadence.com/products/pages/default.aspx
Cheers
Hi,
the Verilog code you wrote will just count up at each rising edge of the 'clock' signal, irrespective of the frequency of the 'clock' waveform. Is this what you want? Your question seems a little bit different, isn't it?
Cheers
To get a quantitative idea, use the MASTAR (credits go to STMicroelectronics) model from the ITRS roadmap website. It is freely available, and contains both past data from real silicon and future predictions. The link is the following:
**broken link removed**
Cheers
Hi,
just use the ifndef/define pair in your header file:
// In myHeader.h
'ifndef _DUMMY_
'define _DUMMY_
// any common declaration here
'endif
In this way, the first time the compiler tries to compile the declarations, it will since the _DUMMY_ preprocessor variable is not defined. The...
Hello there!
I had same problem, too a few time ago. After searching and doing some tests, I realized the following: Linux handles newline character '\n' as it should (i.e., it forces a newline), but Windows uses a '\n\r' newline+carriage return pair (don't know about the order, though) to...
If you are asking the code to compute that Rxx(t) function it is very easy to do that in Matlab:
% Define range of t in the interval [-1;1] with steps of 0.01
t = [-1:.01:1];
% Compute the function with input vector t (with absolute values)
R = 10 * exp(-2 * abs(t));
Hi!
Well, the reason why the first of the examples you provided does not work (i.e., it does not generate any clock waveform) is because of how blocking assignments are treated in Verilog. In general, you might consider blocking assignments as a single-phase process, while non-blocking ones as...
Hi!
I think the most easy way to do so is to write your own preprocessing script to generate the code you want according to some input parameter (in your case the data width). Since the code you are going to generate is very simple you won't have problems in writing a simple script. Then...
Ok,
so assume we have a MIPS-like ISA, such as the one from MIPS R3001. In this, assuming registers are already available, an addition is computed using a single instruction as follows:
ADD R1,R2,R3
where R1 is the register where the result will be stored, and R2 and R3 are the source...
Hi!
Well, actually the answer depends on the processor model you are assuming: in-order? out-of-order? This is important, since it points out aspetcs of hazards resolution and pipeline stalls.
Cheers
Hi there,
well it's quite general question, since there exist different ways to do it according to the power you are targeting (i.e., dynamic or static). And this is much more true for scaled technologies. Also, you should consider desing-time choices and run-time adaptation.
A good starting...
Dear marce,
thanks for your clarification, this is the answer I was searching for :-) I was actually looking at Intel processors, and I realized they give pin and signals list as the example you provided.
This leads to another question, however: when one refers to "pin count constraints"...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
