Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: difficult fundamental question: about delta sigma modula
From the block diagram it appears that ff is the quantization noise and not qq. qq seems to be thermal noise because its not shown in the diagram. But anyway thermal noise doesn't undergo noise shaping.
Re: Sigma delta adc design
There's no need for adding that second summer because you only add it to make analysis easier (linear) for you as a designer. Matlab has no problem analyzing non linear systems. You should add a comparator/quantizer, this will be useful for comparing your analysis to...
MDAC biasing question.
I am designing an MDAC for a pipelined ADC. I am having a problem with verifying my OTA design. The input transistors of the OTA need some bias voltage to operate at saturation. I know the required range of bias voltage needed. The problem is that this OTA is connected in...
Biasing question
Do designers size up the transistors according to the specs then simply hook them up in current mirrors to bias these transistors?
How do you guarantee the current mirror is giving the right bias point?
How do you know what the right bias point even is? (concerning a load...
I have attached a PDF file explaining everything because I show lots of plots. Please download it and see. I think anyone here can know the problem easily because its just a simple common source. Thanks
I want to let cadence generate several op points and not only one in order to simulate gmro vs Vds and stuff like that. I know how to plot op point parameters. I just wanna know how to have several oppoints for several Vgs's.Thanks
step response
1- When a step signal is applied to a common source ( or any circuit with a feed forward path) at the time the input pulse is rising, the output of the common source is also rising in the same direction and not the opposite although the gain of the CS amp is -ve. This happens...
You told me not to mix between F and f.
Acl=1/f*[fAo/(1+fAo)] =1/f*[To/(1+To)]=1/f*[1/(1+1/To)]=-(Cs/Cf)*[1/(1+1/FAo)]
and in the above equation you first assumed To=Ao*f then you assumed To=Ao*F
I understand that F is a capacitive divider. But how can we just replace f with F in the above?
feedback question
In this slide the "c" declares the ideal closed loop gain. What I really can't understand is how did the feedback factor "f" turn out to be that equation written down? Isn't that shunt-shunt FB (current in - voltage out)? So the feedback factor should be -Cf ?
I'm sure what's...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
