Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
LvW, do you mean compensation? I am using cascode compensation, and since it consist of a capacitor it doesn't change the output impedance at low frequencies. At this point I am trying anything that comes to mind and even disconnected the compensation from the output. That didn't make a...
Good point. However, i just double checked the vds values of both measurements and they are the same. The input differential pair is properly biased in both test benches.
I found a post in another forum with a problem similar to mine, but no clue on what was the outcome:
Any other suggestions?
all transistors are in saturation. it frustrates me that it should be just a parallel combination of resistances, i don't know where is the difference coming from.
I am trying to obtain the gain of a 2-stage op-amp, but it seems that the output resistance is far less than what i'm expecting. The output resistance is supposed to be the parallel combination of the output resistance of the pmos and nmos, right? in Results Browser, the gds value of the pmos is...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
