Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Yes, I know that 1st order accumulate and dump filters are not used in general but they make for an easily understandable filter when one is trying to understand how you can get more bits than the OSR rate as in this trivial example.
I can't intuit anything more complicated than a counter in my head, but if I read you gentlemen correctly, in the simple system I have mentioned, I could clock in TWO 512 bits of serial data, from that construct a 10 bit output word at the nyquist rate, but then dump only the "oldest" 512 bits...
Why would that make a difference? If "clock in" is 64K and clock out is Fn = 128Hz, then how can it be anything other than a 0 to 511 count for the A/D and hence 9 bits?
I can't seem to get how the output data word width (no of bits) in a sigma delta can be different than the over sampling ratio (OSR).
Example, assume we have a 64Hz baseband, so nyquist frequency is 128HZ, our modulator is capable from an SNR perspective of greater than 12 bits of resolution...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
