Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
we have made the changes in circuit schematic and simulated.we biased the transistor and used these values in schematic but even then the gain is negative can you suggest some 130nm transistor model.
- - - Updated - - -
We did check the DC operating point and simulated the schematic and...
We checked DC operating point using both DC annotation and FET curve tracer but we got different values.How do we use these values in LNA schematic in order to get postive gain.
In our LNA design using ADS the s-parameter s(1,2) ands(2,1) are similar and negative.Is there any specific method to obtain s-parameters in advanced design system.In this design we have used MOSFET_NMOS and MOSFET_PMOS from RF library.We are new to this software please help.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
