Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: VCO design
Hi,
U can use odd number of stages also for differential VCO. See..When u calculate the frequency generated by a ring oscillator, u will see the period as 2 * ( N * td )...This means that the delay of the cells contribute for 180 degree phase shift and the inversion at the...
Re: VCO design
hi,
The main purpose of using the Differential VCOs is that they are more robust to power supply and substrate noise. But while designing current-starved VCOs special care is to be taken to keep the voltage swing constant. This depends on the control path. It may be a...
Re: set up and hold.
hi,
Meeting the setup and hold timing of a Flip-Flop ensures that correct data is sampled by the clock. U must be knowing that violating these requirements can lead to metastability. These timings depends on the implementation of the flip flop and also on the clock...
register retiming + dc
Hi,
I face a problem while retiming using optimize_register command in DC. There is a stage in my pipelined design such that its slack is negative and the subsequent stages have a positive slack. When i execute the command "optimize_register", i get the following...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
