Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
How could I evaluate the performance of the ASIC chip using FPGA ? I am using Virtex-4 FPGA, to find performance of ASIC chip "JPEG ", Plz give me an idea.
Thanks
ARUN
The ASIC chip functionality is JPEG, which is designed ang given to me by SYnopsis to perform some tests. It has a several functional blocks like JPEG encoder, decoder, dual port RAM, etcc., Please let me know how could I test this , given the testing environment and virtex-4 fpga are connected...
Hi everyone, i am provided with a board that has both virtex-4 FPGA and ASIC test environment located on the same board(i/o connectonss are routed between the two ), can anyone plase let me know how I could test for the functionality of ASIC chip, if I am given the test benches of ASIC chip/ how...
Re: How to solve clock gating violations? even latch based doesnt seem to ignore gli?
Latch based clock gating
The latch-based clock gating style adds a level-sensitive latch to the design to hold the enable signal from the active edge of the clock until the inactive edge of the clock. Since...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
