Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by kali1503

  1. K

    I have problem with designing LDO.Please help!

    Yes, thank you. My LDO is not stable. I used two stage amplifier with a buffer at output to reduce the output resistance. My EA's schematic is below
  2. K

    I have problem with designing LDO.Please help!

    thank nitishn5. I simulate loop gain and phase of LDO.PM is about 81 degree (pic 1). And for Error amplifier,PM is about 76 degree.(pic 2). I think PM is sufficient for stability. My error opamp circuit used classical two stage op amp. I use 0.6 um library. It's difficult for me to increase...
  3. K

    I have problem with designing LDO.Please help!

    i'm a newbie and i'm designing LDO with Vin=3.5 V and Vout=3.1 V. I have a problem that when i simulate with Vin increase from 0V to 3.5V. If Vin increase from 0 to 3.5V in 5ms, vout is stably about 3.1 V.It's ok.(pic1). But if Vin increase from 0 to 3.5V in shorter range of time, about 500us...

Part and Inventory Search

Back
Top