Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by k_vlsi

  1. K

    Why do we use test bench to check a program?

    Re: TEST BENCH Rather than the number of lines, what is more important is the complexity of your design. More the complexity, more the test cases you need. Testing all the possilbe condtions using Modelsim can be very cumbersome. If you write a test bench or multiple test benches to test the...
  2. K

    Question about Timing Constraints in ISE

    Re: Timing Constraints Though you have given a constraint of 100 MHz, your design is probably not able to work at more than 54 MHz. I am not sure about the settings in ISE to do timing optimization. If you want the currently implemented design to work reliably on the FPGA, you will have to use...
  3. K

    help me in MATLAB plzzz

    The integer to bit converter in the communications blockset should serve your purpose. www.mathworks.com/access/helpdesk/help/toolbox/commblks/ref/integertobitconverter.html
  4. K

    Help me find the biggest value and its position with this Verilog code

    Re: Verilog coding query Try replacing the > in each of position finding statement with >=. For example //Maximum position assign pos0 = (corrouti1 > corrouti2) ? 5'd1 : 5'd2; with assign pos0 = (corrouti1 >= corrouti2) ? 5'd1 : 5'd2; As mstrcosmos has rightly pointed out, it is not possible...
  5. K

    Help me find the biggest value and its position with this Verilog code

    Re: Verilog coding query This is probably one possible way of doing it. I have not compiled it, hope it does not have syntax errors and hope it works fine. module sambig(clock,reset,Enable, corrouti1,corrouti2,corrouti3,corrouti4,corrouti5,max_value,max_pos) ; input clock; input reset...
  6. K

    about multi-voltage technique's application

    Multiple Vdds are used in different parts of chip..not between FFs .. Multi Vth cells can be used in any part of the design to save leakge power.. but Multi Vt process may be slightly costlier..
  7. K

    How gate count is calculated

    gate count is usually mentioned on NAND2X1 equivalent gates. you have to divide the total gate count by one NAND2X1 area. rgds k_vlsi
  8. K

    how to decide the frquency for complex designs like processo

    Hi, Based on throughput requirements frequncy is decided. If your design has positive slack, you may delete some pipeline registers to save hardware.. rgds k_vlsi
  9. K

    How to do in place optimization (IPO)?

    How to do IPO? Hi In DC you can use the command "optimize_design -in_place" for IPO .. hope it helps rgds k_vlsi
  10. K

    What is multisim in VLSI?

    vlsi beginner Multisim, the world’s only interactive circuit simulator, allows you to design better products in less time. Multisim includes a completely integrated version of Multicap, making it the ideal tool for creating and then instantly simulating circuits. Multisim 9 also offers...

Part and Inventory Search

Back
Top