Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all!
I'm designing an mm-wave oscillator and simulating it through ADS Momentum.
I drew the high resistivity substrate, the BFMOAT layer, under the inductor to decrease the substrate noise contribution.
However, the simulation doesn't support the BFMOAT layer and its effect was ignored.
So I...
Hi all.
I've got to know whether the fabricated V-band (around 60GHz) VCO oscillates or not.
However, the on-chip probing is not supported.
Instead, I'm utilizing the antenna which has a gain about 20dB to detect V-band tone.
First, I connected the antenna to the spectrum with adequate...
Hi all~
I'm trying to simulate the phase noise of my VCO and I used EM simulator to extract port to port s-parameters (all ports including IND and MOS,,...) and applied the results to cadence schematics through nport in analogLib.
PSS/Pnoise results of phase noise in cadence was so bad and it...
Hi all
I have a problem with balun simulation which is made by coilsys.
as you can see bellow, 4 layout pins are connected to same net ( P_minus ) and I wanna force these pins to adequate nets respectively.
How can I force them ..?
Thank you for your reply:grin:
May I ask one more question?
I've learned that Q of center-tapped is higher than not tapped one and I wanna exploit this feature.
Also, in my idea, inductor of inductance of L1 is divided by factor of 2 when we use center-tap.
However, my center-tapped inductor...
Hello, I'm drawing and testing center-tapped inductor with ADS simulator. Center-tap will be connected to VDD.
After drawing inductor,
I assigned term 1&2 to two ends of inductor and term3 to center tap to simulate s-parameter simulation.
Setting of term impedances are defaults ( 50ohm )...
Thank you for your reply BigBoss.
As you know, in the vicinity of natural frequency in the sensitivity plot I attached frequency divider will operate with low input power (amplitude).
So, I wanna get that plot in simulation to check the sensitivity and lower power dissipation.
Actually, I just...
When seeing papers regarding frequency dividers, I noticed that authors usually use sensitivity plot as in the attachment to show the frequency selectivity as in the bellow figure.
And I wanna use this plot to design frequency divider of which selectivity for my target frequency is good...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
