Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Folks,
I do a lot of work pulling GDS files in from Virtuoso and simulating distributed elements. I generally draw two separate layouts -- one with all the via arrays conforming to the foundry design rules and another than contains large blocks of metal in place of the via arrays to speed up...
I will give this a try. I've noted that if, prior to executing the script that builds the BCs, if I hide all the solids in the model in all views, the script is able to execute much more quickly (I'd say almost 100% faster). It still begins to slow down as the number of created BCs grows...
-J
SLK001 -- I don't believe this is the case. The machine I'm using (RHEL) has 512GB of RAM. The process that's building the model is using less than 15GB of RAM.
-J
Folks,
I'm building a large structure in HFSS with thousands of periodically-placed lumped RLC boundary conditions. I can't use the eigenmode-solver and a smaller section of the structure because (1) it's an open structure, and (2) the distribution of the R, L, and C of the boundary conditions...
Folks,
I am interested in simulating a series of slot lines and CPW transmission lines in a complex geometry (these lines are buried in layer dielectrics). I have a number of lumped impedance boundary conditions inside the structure to simulate active device response at a specific frequency...
Folks,
I'd like to be able to pull out the peak gain along a specific phi cut. That is, along a \[\phi_0\], I'd like the \[\theta\] corresponding to the maximum gain. Any ideas on how to do that aside from plotting a rectangular plot of the \[E_{total}\] along \[\phi_0\], loading that into...
Folks,
I've been running AnsysEDT 16 on RHEL over VNC (using Tiger VNC on the server side, I've used a series of VNC clients on my desktop). When I attempt to build/modify an HFSS design, select a trace or insert a marker in a result window, the window turn black. I have to close the window and...
Folks,
I'm using ansysedt on RHEL with an HPC pool license. I am simulating an HFSS model (driven) across a parametric sweep. The analysis is utilizing the direct solver with an interpolating frequency sweep. The analysis configuration is utilizing 40 cores with 10 tasks on the local machine...
PlanarMetamaterials,
thanks for the reply. I would like to get the propagation constant from a driven modal model (i.e. the S parameters). The issue is that I'm looking for the propagation constant of the space leaky mode that's coupled from the slotline mode. If I setup a lumped parameter...
Folks,
I'm looking for a method to generate the dispersion relationship (i.e. beta vs frequency) along a longitudinal slot on a traveling wave antenna. I've played with the HFSS fields calculator, but I've found it completely inexplicable. Does anyone have any experience in this area? Any ideas...
I'm running Ansys Electronics Desktop 2015 on RHEL 6. I've got a 48 core machine with plenty of memory and more HPC pool licenses (no pack licenses) that I can use. Whenever I configure a parametric sweep with an associated interpolating frequency sweep of an HFSS model and select anything more...
Volker,
thanks for the reply.
It looks like there are no components being loaded into ADS.
The lib.defs file is as follows:
# Library Defs for BICMOS8HP_IDF design kit
DEFINE BICMOS8HP_IDF_tech ./BICMOS8HP_IDF_tech
ASSIGN BICMOS8HP_IDF_tech libMode readOnly
DEFINE BICMOS8HP_IDF...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
