Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
@Easy peasy
We put the clock signal from the clock generator to the clock pin inside the chip by sticking a probe to that pin, then measured the wave on the connecting wire.
@D.A.(Tony)Stewart
Thanks for the suggestions, I will forward them to our analog engineer to see if we can do...
Thanks all for replying, I really appreciate everyone's help(y).
We do have a decoupling capacitor on the power rail and here's the result of the simulation when applying the instantaneous power:
It seems not like the issue of the power rail then. We suspect the noises on the clock signal are...
Hello everyone,
I encountered an issue that the clock signal got some noises on its edges during the transition (as is shown in the picture).
It seems it's because the power supply has some ripples caused by the digital circuit's instantaneous power. The noises are big enough to make the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
