Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I'm having a hard time analyzing resistance on powernet.
The IC that I'm designing is long-thin, and powered from center only.
Thus, analyzing the value and the difference of resistances on the edges are important.
Here's a question.
There is an option to report Point-to-Point...
Hi, geniuses.
I wanna ask something about power extraction using starXtract, Calibre Xrc or any others.
I'm looking for a simple way to analize power net resistance on chip.
Let's say that I'm designing a long-thin chip, and I want to know the resistance of power net on edges from the power...
logic synthesis with design compiler
Hello.
I've got a problem on compiling my logic with DC. There is a 32bit x 32bit multiplier and the multiplier seems to be a critical path. I just simply described the multiplier as shown below in verilog.
input [31:0] a;
input [31:0] b;
output [63:0]...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
