Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
lvs case sensitive
While checking LVS using Calibre tool at soc level , which of the following options is correct for case sensitive check?
a. SOURCE CASE YES
b. LAYOUT CASE YES
SOURCE CASE YES
LVS COMPARE CASE YES
It is true that many projects are related to testing & verification.But all major semiconductor Industries in India inviting skilled people for design services.
design compiler .tlf
LEF can be generated using GDS of Analog block.Once you get .lib file,library compiler can be used to get .db file. Now the Design compiler/primetime can be used to read .db and get verilog file by back annotation. Am I confusing???
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
