Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi aok_fine,
It is better to use a high frequency than reference for clocking sigma delta modulator, so that the harmonics at the feedback will be at higher frequencies . this will reduce the filter cap requirement and achieve a reasonable bandwidth & lock time.
But the sigma delta clock...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
