Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As title, I want to know how to drive 2 lvcmos load.
I think that there is no issue about the fanout, because a lvttl logic can drive multiple loads.
What I want to know is about the trace termination.
As I know, a parallel resistor termination is used for driving multiple load. But I don't...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
