Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
To onlymusic16:
Yes, the tricky part is how to take out the unnecessary factor. In my mind, I have to resort to ring oscillator wi/wo interconnect with minimum rule. But I don't know if this will reflect the real case.
"n solutions" scared me~~, i'm good at device but not so good at circuit, :)...
As we all know, the wire delay would contribute more to path delay as technologies shrink down, such as 45nm node. But how to evaluate it before real design? I know we could layout small circuit to see the delay percentage, if we want to compare the wire delay in two technologies, such as 90nm...
set up and hold
If you want to calculating setup/hold delay of single flipflop, you can refer to the defination, so you can get it. Simply to say, the delay are defined as below: the data must arrived early than clk, when you moved the data towards the clk, the cell delay (Tdq) would keep...
backend in vlsi means transter synthesized netlist(frontend) into physical layout (GDSII file) using place and route tools, and the succeeded drc/lvs/lpe... verification
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
