Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello friends
I am extracting parasitics of my layout using calibre. but output netlist is not much clear.
i would like calibre to generate capacitance for particular NET only.
can anybody suggest me the way to to it.
Thanks
JB
Hello friends
I have compiled/Synthesized my design using Design Compiler and generated netlist and SDF files.(used UMC130 library)
now i m trying to simulate the netlist in ModelSim but it shows error.
it is not able to recognize the standard components in netlist.
Can you help me with...
hey friends
using CapTab
can anybody tell me why at all we get capacitances in DC analysis(Capacitance being open in DC).
and since i am going to use my transistor in SRAM. in which analysis(AC,DC,Transient) should i use Captab to get parasitic capacitances.
Thank you
Jayesh
Thanks for reply
I have umc90nm PDK........
just to let you know i wish to find capacitance associated to particular metal line lets say M1.
there is some document in the PDK which gives cap/µm for a metal but i dont know which is that document(not able to locate in my PDK)......so i thought if...
Friends
to start my design i need to have an idea of parasitic capacitance of the metal and poly tracks.
can anybody suggest me a mathod to calculate it, or some document from CADENCE which specifies Capacitance/\mum for these layers.
Thanks
JB
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
