Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi
I am getting the following error while importing the netlist file to Synopsys IC Compiler:
"Module xr03d1 is not defined"
"Verilog Parser cannot parse the source file"
I have checked the link and target library files multiple times and have set up milkyway as well, still the error...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.