Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by jastor1329

  1. J

    Synopsys IC Compiler Verilog Parser Error

    yes, I checked both link library and target libraries
  2. J

    Synopsys IC Compiler Verilog Parser Error

    Hi I am getting the following error while importing the netlist file to Synopsys IC Compiler: "Module xr03d1 is not defined" "Verilog Parser cannot parse the source file" I have checked the link and target library files multiple times and have set up milkyway as well, still the error...

Part and Inventory Search

Back
Top