Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by jarhaur

  1. J

    Use FPGA to design a SD Card to USB bridge

    As following website, the board demostrates a SD Card to USB bridge. Beacuse FPGA does not have the bulit-in USB PHY, most boards use the microcontroller like Cypress’s EZ-USB® FX2LP to have the USB port. The microcontroller is expensive. And such design can not have the best transfer...
  2. J

    testing USB 2.0 phy chip

    Four years ago, our company used the SMSC ULPI PHY (USB3300). Beacuse SMSC's UPLI PHY (USB3300) prices is higher, we continued looking for easy to use and inexpensive alternatives. Later we find on the pages by USB IF USB2.0 certified products, we found a RICHNEX (**broken link removed**)...
  3. J

    NTSC/PAL/SECAM video decoder source code

    vhdl source code pal video encoder Hi all, I want to understand the video decoder. Would you please recommand some books to me ? I have the book "VIDEO Demystified" but I feel that it is not suitable for the fresher . Thank you !!!
  4. J

    Synthesis Help:in verilog codes

    Hi The $readmemb task is not synthesisable coding. The synthesis tool only supports RTL coding stlye but behavior coding. The behavior coding style is high level describation that is using at the verification stage. If you wants to have a storage with default value, you may implement it by...
  5. J

    How to do memory modeling in Verilog?

    Verilog--help Hi You may get the SDRAM and DDR model from the micron company website. There are several models whose format are VHDL or verilog. For example : **broken link removed** Serach Simulation Models
  6. J

    Comments between the BuildGates and DC.

    Dear all, I want to choose one synthesis tool between BuildGates and Incentica's Design Craft (whose shell command is DC like). I am familiar with DC but BuildGates. My understanding is that the timing path which is an object at the DC environment can be extracted attributes. Users may...

Part and Inventory Search

Back
Top