Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
modelsim dump fsdb
hi, now i meet one question,pls help me!
in my desing,top module is verilog ,down module have vhdl module,how should i dump fsdb file in modelsim?
tim file for astro
i am a junior in Astro.As i know ,creating TIM view mainly meaning to CTS,you can do as these:Clock Topplogy->Load TDF->Timing SetUp->Specify Clock Net->Auto Gated CTS->Skew Report->Optimize & Interactive CTS
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
