Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by jaanki

  1. J

    how to debug the scan chain failure on silicon

    Hi How to debug the scan chain failure on silicon. How to find which flop is failing , please explain -thanks
  2. J

    Scan shift operation

    Thanks for clarification yes scan is used to check the faults , but what are the possible output of the scan chain if there is timing violation?
  3. J

    Scan shift operation

    Assume a can chain of 5 bits. Si->scan flops[1] …>scan_flop[5]->SO Explain normal scan shift operation , what are the values shifted out scan ? Assume if 3rd flop has setup violation, what are the values shifted out ? Assume if 3rd flop has hold violation, what are the values shifted out from...
  4. J

    Do the non-reset flops affect the coverage?

    In the design some flops are not having preset/clear pins. Does the non-resettable flops affects the coverage?
  5. J

    The advantages of scan chain balancing in DFT

    How important is scan chain balancing in DFT? How it effects in smaller design if the chains are not balanced.
  6. J

    recovery time uses the max path?

    recovery time Is the recovery time uses the max path for timing check same as setup time? Please clarify
  7. J

    Job for fresher’s in VLSI

    Any job opening for fresher’s In VLSI field ?
  8. J

    How do increase the bandwidth of bus ( lets consider AMBA)?

    Bandwidth of BUS Hi thr , How do increase the bandwidth of bus ( lets consider AMBA)?
  9. J

    which reset is considered with respect to DFT

    reset issues in DFT Hi thr, which reset is considered with respect to DFT. Does asynh reset has any issue while peforming DFT . Pls do give more details on this.
  10. J

    DFT- how to improve the coverage?

    DFT- coverage I am working on ATPG using cadence encounter test, getting low coverage for transition faults( at speed) . the tool reported the warnings but these warnings are not affecting the low coverage. Can anyone help me how to dig further to find which part of the logic is not tested? how...
  11. J

    Can we have the scan shift frequency the same as functional frequency?

    Scan shift frequency Thanks for the clarification. your answer was clear to me, its really a very helpful forum
  12. J

    Can we have the scan shift frequency the same as functional frequency?

    I am new to DFT. I have some basic question please clarify. Can we have the shift frequency same as functional frequency?
  13. J

    What is FF(best case)/SS (worst case) corner timing simulation ?

    timing simulation Thank you for your help
  14. J

    What is FF(best case)/SS (worst case) corner timing simulation ?

    Can any one explain me in detail what is FF(best case)/SS (worst case) corner timing simulation ?
See more

Part and Inventory Search

Back
Top