Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

which reset is considered with respect to DFT

Status
Not open for further replies.

jaanki

Newbie level 6
Joined
Sep 20, 2008
Messages
14
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,377
reset issues in DFT

Hi thr,
which reset is considered with respect to DFT. Does asynh reset has any issue while peforming DFT . Pls do give more details on this.
 

kbulusu

Full Member level 2
Joined
Apr 23, 2003
Messages
138
Helped
27
Reputation
54
Reaction score
21
Trophy points
1,298
Activity points
900
Re: reset issues in DFT

This is very basic DFT qn. Familiarize yourself with controllability and observability principles. You need to disable the async pins otherwise during test/scan mode, they might get triggered and scan breaks....Your DFT tool will flag an error if it cant control async pin from top level or if it cant be repaired...Any basic DFT testbook should have sufficient material ...check couple of resources on www.dftdigest.com..its a blog run by very good dft expert.
 

shaileshdwd

Newbie level 3
Joined
Oct 1, 2009
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
INDIA
Activity points
1,309
Re: reset issues in DFT

jaanki said:
Hi thr,
which reset is considered with respect to DFT. Does asynh reset has any issue while peforming DFT . Pls do give more details on this.

DFT means:
1. making design controllable and observable...
2. So you initialize all design using the scan chain data shift in....(load)
3. also you will force primary input
Above all is making design having controlled, known state( value)
then you have make sure the response of the design is captured in the
scan chains flops...
to observe the response shift out the scan chain data out... (unload)

so if anything asyncronous you will not be having control on the even occurance
which changes the expected behavior of the logic(design) so it is difficult to expect a particular value...


So because of which tools give a DRC violations saying few inputs are not controllable ,

Thanks & Regards,
Shailesh
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top