Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
shared variable +ncsim
How to compile VHDL model which has protected shared variables in NCSim.
Does NCsim support protected shared variable?
Please, help ...
Re: What is VITAL
The intent of VITAL was to provide a set of standard practices for modeling ASIC primitives, or macrocels, in VHDL.
Writing of component models.
The use is for board level verification of FPGA.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.