Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by indianarcher

  1. I

    pci card development + windows xp

    Use Windriver form Jungo
  2. I

    virtex 5 + PCI express configuration

    Dear , Whats the OS???Do you have the relevent device driver for your xilinx V5 PCIe card , so that your PC recognises it !!!Also take a look at www.jungo.com for device drivers.
  3. I

    DDR2 SDRAM interfacing

    USE MIG (MEMORY INTERFACE GENERATOR )
  4. I

    plz help me in USB project using VHDl

    Hi Hari , h**p://www.xilinx.com/xlnx/xil_ans_display.jsp?iLanguageID=1&iCountryID=1&getPagePath=23844 Check this answer database on xilinx for you Xilinx ngdBuild error. Rgds, indianarcher .
  5. I

    Virtex2p, rocketIO, how to start?

    The best way to start is , read Abhijit Athavale's book on serial I/O.It is available at following link **broken link removed**. :D
  6. I

    the question about fpga's system clock

    Dear , The FPGA system clock can be an external clock source . Now it depends on you that you want to use this external clock as system clock or you pass it through clock manipulation and management components ( like DCM in XilinX SP3, V4 etc.) to have a derived clock as FPGA system clock . In...
  7. I

    DDS implementation in FPGA

    dds on fpga Dear Friend , Xilinx has this DDS core to be used as black box in your design .Go to Xilinx IP center for DDS core . Also if you has Xilinx ISE 6.X/7.X tool , in the Core generator you can get full DDS core and its implementation. Look for Datasheet of this core on **broken link...
See more

Part and Inventory Search

Back
Top