Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Alright. My question is, I would like to design an And-Or-Invert (AOI) gate. So, is it anything wrong the way I design the gate as above? Because I see most of the AOI gate, they just involving the AND gate and NOR gate but no NOT gate is involve.
I just worry there is rule on designing the...
Alright. Thank you very much. :smile:
---------- Post added at 17:22 ---------- Previous post was at 17:13 ----------
But, it seems weird for having both nMOS instead of one nMOS and one pMOS.
Is it suppose to be like that?
Hi there, I am quite new in VLSI design and I am am having difficulty in analyzing the following circuit.
I would like know whether this circuit is a Sequential or Combinational Logic. Please guide me. Thanks in advance. :smile:
Hi there,
I am doing a microcontroller project which utilizing AT 89S52 and a LCD 16x1. I have problem when trying to display letter of 'N' to the LCD. I could have the display on the LCD display but it only give me the LCD backlight and show me the black boxes. My microcontroller is tested...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.