Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
full-duplex diplexer
thanks for your help
so swich is TDD,and the duplexer is FDD right?
in principle,they are all filters,so they should work in the same way.
but in the WCDMA and GSM mobile phone,why should we combine them together?
and do you have any papers about how it works and how to...
diplexer signal flow
i am a little confused with antenna switch,duplexer and diplexer.
does anybody know the principle of these,and what's the difference between them
thanks
sdm spetrum due to modulation
thanks for you reply
but there are some difference between mine and xinxin's.
we use zero IF,and use RFMD3100
when pcl=0,low channel and high channel fail at +/-400kHz,but middle channel pass.
i don't know why
need help
thanks :(
thanks for your advice .
1.we use transceiver of infieon's,so vco is integrated in it,i can't change it
2.we use rf3110,it needn't pa power control
3.you say to make the pll's BW lower,will it influence its capture character
so i want to know what influences cell's phase error(peak and rms)...
thanks for your reply
i also have some questions:
1 how to tune the match? is there any way to decide the range of the match? use vector network?
2 the input power of pa is enough,but its phase error is about 3,is it higher? if it is ,how can i do?
thanks
my cell has high phase error: peak about 16
rms about 5
i tried to change its pa's power line and its output mathing,but it doesn't work.please give me some advice .
thanks :(
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
