Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
because there are still large number of internal paths within INST_0 being analysed and reported. I just want to get rid of them in my timing reports.
- - - Updated - - -
This is just a quick STA pre-study without changing current RTL (this module will go away eventually anyway). I am just...
Hi,
I am working on next version of a top module. This top module has instantiated a sub-module which will eventually go away. How can I exclude timing of this entire module?
Currently I am doing this:
set_false_path -thr [get_pins INST_0/*]
set_false_path -thr [get_pins INST_0/*/*]
... [to...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
