Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I want to design a DC-DC converter to get 5V from 28V(DC). The following are requirement has to match
1) The unit should operate with a power supply with a nominal voltage of 28V.
2) The unit should operate correctly in the input voltage range of +16V DC to +31.5V DC
3) The unit should...
Hi,
I am using Xilinx's "video timing controller ip" for my image processing pipeline/design. I have downloaded hardware evaluation license for the ip. I have implemented this along with other ip's.
I am facing following issue
1) I am feeding input to this ip, but it's out is always 0.
2)...
hi everyone,
It will be great help, if we explore right methodology to "find rite processing unit" for application. I am looking help from your side.
Statement: user right application program in C. Size of the program is 1MB (by considering instruction and data) data for program...
hi,
Dude i had done enough research on doing PhD. According to my knowledge if you want PhD for name sake do it in any B-grade university in India. how ever if you have any ambition or passion to come-up with your own product or technology which will drive future in electronic industry then...
HI,
Issue : we are trying to display SRAM content on VGA MONITOR... I AM MAINTAINING resolution 640x480 timing wave form.......the complete screen is moving... not displaying static screen........... for SRAM driver i am using sclk(12.5 Mhz )..which is synchronize with the...
hi,
it will help me lot if any body suggest solution for this....thanks in advance.....
problem:= i have two PORT signal both are INOUT... from the different module....i wanted to connect this two signal through MUX.... (since multiple driver i am using MUX) ..... problem happening that...
hi,
it will help me lot...if any one solve this problem....
problem: how can we generate a delay which is less than clock time period.
example: If my clock is 20ns period... how can i generate 8ns delay in vhdl.
i am using CPLD. no option to use PLL.. this should happen through...
part time phd in india
Hi,
I am working in Electronics company (avionics R&D). I finished my M.tech (VLSI AND EMBEDDED SYSTEM) and joined to this company. i have one year experience now. I am planning to do part time Ph.D .... any one can suggest me how to go further.... regarding...
phd vlsi
Hi,
I am working in Electronics company (avionics R&D). I finished my M.tech (VLSI AND EMBEDDED SYSTEM) and joined to this company. i have one year experience now. I am planning to do part time Ph.D .... any one can suggest me how to go further.... regarding university, professsor...
Re: BUGS AT SRAM DEVICE
thanks for reply...
THE following signals are required to access SRAM... and i am generating that but not getting.. content of the location
BUGS AT SRAM DEVICE
HI,
I am using CYCLONE-II DSP Development Board for my coll project.. in project i need to use SRAM available on the board... i programmed in VHDL. i maintained all the requirment specified in the data sheet... but i am not able access SRAM... please tell me any thing...
Thanks for replying.....
i am bit confused regarding : if we multiplied n-bits * n-bits = product is definetly 2n-bits ..........if we want to assign this 2n-bit product to n-bit (register) which gives an error........ if we repeat multiplication 4-5 times on same data my results will go very...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
