Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by hoheiho

  1. H

    How to reduce combinational node in FPGA design?

    Thanks for the reply I cannot use a bigger device since thats the only FPGA I got :( and also the PCB connection Sorry, I know wt means by sequential logic but wt is the meaning of parallel? I am using only a few latch and most of them are DFF :(
  2. H

    How to reduce combinational node in FPGA design?

    Hi all, I am using a low cost FPGA (EP2C5T144C6) and trying to compile my verilog code in Quartus II. The error message come out: Error (170011): Design contains 5204 blocks of type combinational node. However, device contains only 4608. I have try to reduce some If,Else case but it has no...

Part and Inventory Search

Top