Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
There's no hard rules for the P/G pad placement. But you need to follow some requirements for some specified pad cells( refclk, reset), you'd better put VSS around them for noise shielding.
And you also need to follow the ESD rules and also meet the IR-drop/EM requirements, both of them will...
It depends on your package inductance.
You should build a model circuit to choose the number of pad that 1 P/G can support.
Added after 53 minutes:
Using Hspice to get a sso simulation
Assume the customer has given you the package parameters. From the sso simulation result, you can dicide...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
