Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, I'm new using verilog, so I starter with a simple design of a 4 bit full adder:
module full_adder( a, b, c_in, c_out, sum);
input [3:0] a,b;
input c_in;
output reg c_out;
output reg [3:0] sum;
/*input wire [3:0] a, b,
input wire c_in,
output reg [3:0] sum,
output...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.