Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by hazardcell

  1. H

    Modelsim error: vlog-2110 illegal refence to net error

    Re: vlog-2110 error Managed to get it working. Thanks guys
  2. H

    Modelsim error: vlog-2110 illegal refence to net error

    Re: vlog-2110 error If I declare l_prev r_prev and k_prev as regs, could I then assign them to the outputs of k_next l_next and r_next?
  3. H

    Modelsim error: vlog-2110 illegal refence to net error

    vlog-2110 error if they were then they wouldn't be accepted as outputs for PC1 and split3
  4. H

    Modelsim error: vlog-2110 illegal refence to net error

    vlog-2110 error Whenever I try to compile the code in modelsim I get a "vlog-2110 illegal refence to net error" for the lines l_prev = l_next; r_prev = r_next; k_prev = k_next; basically, I need to run round 16 times (DES) and the value output in l_next from the previous...
See more

Part and Inventory Search

Back
Top