Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hi guys, i'm design a clock generator with a 25MHz crystalloid and a 200MHz signal output. i chose the classical pll configuration consisting of PFD CP LF VCO and divider.
i'm in trouble on how to eliminate the static phase error which should not exit in theory. i have no idea if it causes...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
