Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Actually first time i am using the prime time tool. That's why i am raising the questions in this forum.We need .sdf,sdc,netlist.v,.db files to run the prime time tool.For that i want some samples files what we need to run the prime time tool please provide any one.i checked in few websites for...
Yaa ok now my question is if we synthesis the code with directives then we got errors and if we delete the those directives ('ifndef,ifdef) fromcode then becoming output is correct or not?
I have mentor tools for simulation and synthesis the verilog code in that tools i i have got some errors while run the code those are token 'ifndef' was not defined and no 'ifndef' was not found to match 'endif'. and now tell me what is the meaning of 'ifnedf' and how to correct the these errors?
In routing we have dog leg technique in this we can take the additional column for avoid the overlapping now my question is due to dog leg technique channel height is reduced or not ? if it is reduced please tell me how ?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
