Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by hariadoor

  1. H

    How to Start a VLSI Startup

    I am planning to start a VLSI startup. Please support me in my venture.
  2. H

    Sample and Hold settling time

    Why are we giving step input to find the settling time of Sample and Hold Circuit?
  3. H

    Snr improvement of an 8 bit current steering dac?

    Is there any other method to improve SNR other than oversampling because i need Nyquist rate DAC.
  4. H

    Verilog HDL - Book Recommendations

    I think Verilog HDL by Samir Palnitkar is the best text to study verilog.
  5. H

    Begging for Help!

    sorry it is Samir Palnitkar. This verilog text is a fine book. it's too simple. if u read it once you will understand everything about how to code a program...
  6. H

    Begging for Help!

    Salim Palnitkar's verilog text is a fine book. it's too simple. if u read it once you will understand everything about how to code a program....
  7. H

    Snr improvement of an 8 bit current steering dac?

    How can the SNR of an 8 bit current steering DAC be improved?
  8. H

    16*16 current cell array in 8 bit current steering dac

    Sir, How is the connection done for a 16*16 current cell array in the design of 8 bit current steering DAC?
See more

Part and Inventory Search

Back
Top