Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
This is a vhdl code in Quartus , I really did everything to solve the problem but I keep got an error.. anyone can helped me
library ieee;
use ieee.std_logic_1164.all;
library adk;
use adk.all;
entity mux5_1_1wide is
port (
a_input, b_input,c_input,d_input,e_input: in std_logic;
sel...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.