Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
due to stuck clock or clock enable
Hello,
I'm trying to implement a design with the Quartus 2 (v6) software for my Cyclone II FPGA.
I needed 80 counters for my design, 1 created a block of 4 counters, placed 10 of them in a design file and created a symbol file. This all synthesises, and the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
