Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Does anyone know the procedure to lock layout of particular instance of complicated layout using any techniques in Cadence Virtuoso environment (In short once I lock the cell, nobody can move this cell )?
Looking forward to hear from you.
Thanks in advance.
Re: flip flop
Can you please tell me what is difference between master slave flip flop and edge triggered flip-flop? I mean if master slave ff is pulse triggered then how to make edge triggered ff?
I am beginner of the FPGA Design. I am facing problem in estimating dynamic power dissipation using ISE10.1(Xpower Analyzer) Tool. I wanted to estimate dynamic power dissipation of 1bit FULL SUBTRACTOR (Combinational Circuit) using ISE 10.1. How do I set frequency since I am not using clock...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
