Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by gezzas525

  1. G

    TSMC 90nm LPHP Encounter to Virtuoso help

    Ive got the following error when importing into virtuoso, this happens for every instance. "The referenced cell "IOA22D0" was not found. The OpenAccess design data was created for this cell without any reference. Ensure that the referenced cell exists and library is defined in the cds.lib...
  2. G

    TSMC 90nm LPHP Encounter to Virtuoso help

    I’m currently using the TSMC 90nm LPHP technology library to synthesize designs, the process is as follows: VHDL CodeRTL CompilerSynthesized VerilogEncounterGDSII Stream I want to then be able to pull the design into virtuoso for simulation however I’ve tried various ways and can’t get the...
  3. G

    How to SPICE simulatation after Place and Route.

    Carrying on with the UMC libraries ive gotten the hang of buildgates and silicon ensemble and also creating .sdf for simulation in modelsim. Now I want to check my designs in spice after P&R, I was told the problem is that we dont have the spice information (only the basic design kit) for the...
  4. G

    64bit CPU on linux - links

    Re: 64bit CPU on linux Doesnt apply know, there using HT links togethor with on die memory controller and full speed PCI-X slots to boot in thier high end motherboards.
  5. G

    Does anybody use AMD64 to run EDA tools?

    Well said, another thing to note, my university recieved a complete tool set from Mentor, Cadence and Synopsis I was supprised at how many of the applications were AMD64 compatible!
  6. G

    GDS2, SDF, timed simulation of standard cell library

    Thanks I will give these suggestions a go and see what happens.
  7. G

    GDS2, SDF, timed simulation of standard cell library

    My university is trying to sort out the Silicon ensemble and buildgates software packages, the requirement is to do timed simulation of a standard cell library but iam not sure how to do this. Build gates will synthesize the design from vhdl and silicon ensemble will convert the design to gds2...
  8. G

    64bit CPU on linux - links

    Re: 64bit CPU on linux The answer is simple, EDA tools (especially spice) rely on FPU performance hence AMD will allways perform better regardless. Also the 8000 chipset has FULL driver support (mature, fast and stable) in Redhat 3 where as the new xeon platform DOES NOT HAVE ANYTHING PLUS THE...
  9. G

    Loading UMC tech libraries into Cadence IC 5 howto?

    umc018 Hi, people i have the UMC 0.18u techfiles but iam not sure which is needed for IC 5. It is the standard cell library and I want to create my own layouts using the cells. 1) which files do I need to use. 2) how do I load it into cadence IC
  10. G

    The problem for IC5141 on redhat enterprise AS 3.0

    Any version, WS, ES, AS are identical they only differ in handware support (number of CPUs/RAM etc..) and default installed applications. For DUAL Processor workstations you should be using WS and nothing else.
  11. G

    64bit CPU on linux - links

    Re: 64bit CPU on linux MODELSIM AND CALIBRE are available for Opteron both 64-bit, FPGA advantage isnt far away aswell as precision synthesis. I not clear about the IC 5 64-bit but considering its one of the major tools I suspect there is priority on it but I cant see it comming this year
  12. G

    Suggest hardware configuration compatible with Linux and IC5

    Re: Hardware Configuration Id use the new RHEL 3 if your going to be using EDA tools, they are currently being updated for that distribution. It is available for 32-bit x86, 64-bit AMD 64 and 64-bit Intel EMT. I would avoid the Intel EMT as the memory performance is very very bad due to the...
  13. G

    Synthesis flow in leonardo then to modelsim

    Hi, iam using UMC 0.18u standard cell library in leonardo spectrum via fpga advantage. Iam not clear on the process of the flow. After synthesising a design I want to then obtain a real model to simulate in modelsim i.e. with delays etc.. some how using the .sdf format. Ive tryed various...
  14. G

    Cadence IC 5 simulation without TECH LIBRARY only MODEL FILE

    Hi people, I have some model files from my UNI using TSMC 0.18u process. I want to simulate designs just using the model file, yes there are things missing but iam only doing very rough power estimations between different processes. How can I do this, when I start a new design without a tech...
  15. G

    EDA on linux is fast than winXP ??

    Your comparison isnt really fair, I agree linux will be faster however your comparing Hspice v2001 to v2003 and probably has a good deal to do with yor results. Windows has gotten better for EDA but anything to do with IC design should be done on LINUX. As for the K8 id watch the chipset you...

Part and Inventory Search

Back
Top