Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
as we all know, before run rcx we need lvs clean, and run rcx need to read the file lvs created. could you please tell me whether you run normal lvs or special lvs for rcx(different setting, extract rule from normal lvs), and if you run special lvs for rcx, could you pls tell me why?
it's the first time for me to use vxl in project, and I feel when it works in transister level or gate level it helps a lot, but when the hierarchy getting higher, it's more convenient to work in vle, do you feel the same thing, may I swich between vxl and vle very often?
m1_nwell cont should be placed inside nwell.
for example if you work in p-sub tech,always place con-wn in nwell and con-sub in sub as many as posible, to make nwell and sub connect to vcc and gnd very good!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
